home bbs files messages ]

Just a sample of the Echomail archive

Cooperative anarchy at its finest, still active today. Darkrealms is the Zone 1 Hub.

   RBERRYPI      Support for the Raspberry Pi device      21,939 messages   

[   << oldest   |   < older   |   list   |   newer >   |   newest >>   ]

   Message 20,392 of 21,939   
   Single Stage to Orbit to John Larkin   
   Re: New Pico2   
   13 Aug 24 20:21:26   
   
   INTL 3:770/1 3:770/3   
   REPLYADDR alex.buell@munted.eu   
   REPLYTO 3:770/3.0 UUCP   
   MSGID: <639240d2ce63decf4d5488d929b3213e9f385c50.camel@munted.eu> dc402c0b   
   REPLY: <9s0nbjt4ggkd85446flpjlj2f0ischvop3@4ax.com> 7bca756d   
   PID: SoupGate-Win32 v1.05   
   On Tue, 2024-08-13 at 09:07 -0700, John Larkin wrote:   
   > On Sun, 11 Aug 2024 22:32:38 +0100, Single Stage to Orbit   
   >  wrote:   
   >    
   > > I've got a RISCV baremetal operating system I might bring up on   
   > > this device but looking at the datasheet for the RISCV processor   
   > > used, it's only got machine mode and user mode, no supervisor mode   
   > > and no paging. It does not even support any of the Sv pagetables so   
   > > that's a challenge.    
   >    
   > Our computer thinking evolved when CPUs filled rooms and cost   
   > megabucks, and RAM cost a dollar per byte. Things have changed.   
      
   I grew up with microcomputers that had 32K of RAM and tape players.    
   In some ways I agree, in other ways I disgree.    
      
   We now have glorious displays with a billion colours, mulitmedia   
   capability and different ways to interact with these machines.    
      
   I think it's worth the tradeoffs.    
      
   > Virtual memory worked around the cost of RAM and encouraged   
   > complexity and bloat. Similarly, c calling conventions gave us   
   > hazards.   
   >    
   > It's time to rethink things. CPUs and RAM are cheap, bloated buggy   
   > code is expensive.   
   >    
      
   There's limited forms of memory protection that can mitigate not having   
   a MMU.    
      
   > > Most interestingly enough, you can actually boot up with one RISCV   
   > > core and one ARM core, two RISCV cores or both ARM cores. Mixed   
   > > processor cores that'll be fun to see what we can do with that.    
   >    
   > In real life, done is better than fun.   
      
   Floating point only available with the M33 cores. Hazard3 cores don't.    
   --    
   Tactical Nuclear Kittens   
      
   --- SoupGate-Win32 v1.05   
    * Origin: Agency HUB, Dunedin - New Zealand | Fido<>Usenet Gateway (3:770/3)   
   SEEN-BY: 1/19 16/0 19/37 80/1 90/1 105/81 106/201 123/130 129/305   
   SEEN-BY: 134/100 142/104 153/135 143 148 151 757 7715 203/0 218/700   
   SEEN-BY: 218/840 220/70 221/1 6 242 360 226/17 30 100 227/114 229/110   
   SEEN-BY: 229/111 114 200 206 300 317 400 426 428 470 550 616 664 700   
   SEEN-BY: 230/0 240/5832 266/512 267/800 280/5003 282/1038 291/111   
   SEEN-BY: 292/854 301/1 310/31 320/119 219 319 2119 322/757 762 325/304   
   SEEN-BY: 335/364 341/66 342/200 396/45 423/81 460/58 633/280 712/848   
   SEEN-BY: 770/1 3 100 330 340 772/210 220 230 5020/400 5053/58 5058/104   
   SEEN-BY: 5075/35   
   PATH: 770/3 1 153/757 221/6 1 320/219 229/426   
      

[   << oldest   |   < older   |   list   |   newer >   |   newest >>   ]


(c) 1994,  bbs@darkrealms.ca