INTL 3:770/1 3:770/3
REPLYADDR theom+news@chiark.greenend.org.uk
REPLYTO 3:770/3.0 UUCP
MSGID: <3al*bsURz@news.chiark.greenend.org.uk> 768525fc
REPLY: e479046c
PID: SoupGate-Win32 v1.05
John Larkin wrote:
> On 13 Aug 2024 14:01:07 +0100 (BST), Theo
> wrote:
>
> >Microcontroller RISC-V cores are so small that I presume it's just thrown on
> >there as a test to see how things pan out. You can do a basic RV32 in a few
> >hundred lines of SystemVerilog and, if it doesn't have its own on-chip
> >memory, it takes pretty minimal area. It's the area for on-chip RAM, on-chip
> >flash, registers, caches and TLBs that costs.
> >
> >It sounds like one of their devs had a hobby core on his github and they put
> >it on the chip just because they could. What I'm more interested in is what
> >QA they did on it and what tools they used. It's easy to write a core but
> >embarassing if it doesn't do what you think it does[1]. Perhaps the
> >'enabling/disabling' mechanism is a chicken bit to wall it off in case
> >something bad is discovered in it.
> >
> >Theo
> >
> >[1] https://ghostwriteattack.com/
>
> Long term, the ARM license may be a liability.
Arm are an investor in RPi, so not sure why they would give them a hard time
over licensing.
Theo
--- SoupGate-Win32 v1.05
* Origin: Agency HUB, Dunedin - New Zealand | Fido<>Usenet Gateway (3:770/3)
SEEN-BY: 1/19 16/0 19/37 80/1 90/1 105/81 106/201 123/130 129/305
SEEN-BY: 142/104 153/757 7715 203/0 218/700 840 220/70 221/1 6 242
SEEN-BY: 221/360 226/17 30 100 227/114 229/110 111 114 200 206 300
SEEN-BY: 229/317 400 426 428 470 550 616 664 700 230/0 240/5832 266/512
SEEN-BY: 267/800 280/5003 282/1038 291/111 292/854 301/1 310/31 320/119
SEEN-BY: 320/219 319 2119 322/757 762 325/304 335/364 341/66 342/200
SEEN-BY: 396/45 423/81 460/58 633/280 712/848 770/1 3 100 330 340
SEEN-BY: 772/210 220 230 5020/400 5053/58 5058/104 5075/35
PATH: 770/3 1 218/840 221/6 1 320/219 229/426
|
