home bbs files messages ]

Just a sample of the Echomail archive

Cooperative anarchy at its finest, still active today. Darkrealms is the Zone 1 Hub.

   RBERRYPI      Support for the Raspberry Pi device      21,939 messages   

[   << oldest   |   < older   |   list   |   newer >   |   newest >>   ]

   Message 20,380 of 21,939   
   Single Stage to Orbit to Richard Kettlewell   
   Re: New Pico2   
   13 Aug 24 10:22:19   
   
   INTL 3:770/1 3:770/3   
   REPLYADDR alex.buell@munted.eu   
   REPLYTO 3:770/3.0 UUCP   
   MSGID:  0a51c87c   
   REPLY:  f3104978   
   PID: SoupGate-Win32 v1.05   
   On Tue, 2024-08-13 at 08:40 +0100, Richard Kettlewell wrote:   
   > druck  writes:   
   > > On 11/08/2024 22:32, Single Stage to Orbit wrote:   
   > > > I've got a RISCV baremetal operating system I might bring up on   
   > > > this device but looking at the datasheet for the RISCV processor   
   > > > used, it's only got machine mode and user mode, no supervisor   
   > > > mode and no paging. It does not even support any of the Sv   
   > > > pagetables so that's a challenge.   
   >    
   > Also no floating point, if I’ve understood correctly?   
   >    
      
   I just had to re-check the datasheet and you're right, the Hazard3   
   cores do not handle floating point. That's deeply disappointing.    
      
   The M33 cores do support single and double precision floating point,   
   single floating point within the M33 cores and double precision maths   
   using one of its three coprocessors (gpio, maths and the other I   
   forget). I guess we could just ring the doorbell to get the ARM core to   
   do the maths for the Hazard3 core. :-D   
      
   > > The joys open "open source" CPUs with no standardised feature sets.   
   > >    
   > > > Most interestingly enough, you can actually boot up with one   
   > > > RISCV core and one ARM core, two RISCV cores or both ARM cores.   
   > > > Mixed processor cores that'll be fun to see what we can do with   
   > > > that.   
   > >    
   > > I think they did that for all the people who keep insisting they   
   > > should move to the "new future" of RISC V. Now they can find out   
   > > how badly it compares to a contemporary ARM core.   
   >    
   > It’s a slightly odd device, isn’t it?   
   >    
   > If you wanted to explore RISC-V then there’s more flexible options.   
   > If you just wanted a microcontroller for something and didn’t care   
   > too much about CPU architecture then the dual-architecture thing is   
   > wasted. Two entire CPU cores that you don’t get to use.   
      
   Yes the datasheet says the unused cores are gated off.    
   --    
   Tactical Nuclear Kittens   
      
   --- SoupGate-Win32 v1.05   
    * Origin: Agency HUB, Dunedin - New Zealand | Fido<>Usenet Gateway (3:770/3)   
   SEEN-BY: 10/0 1 90/1 103/705 105/81 106/201 124/5016 129/305 153/757   
   SEEN-BY: 153/7715 218/0 1 601 700 840 870 930 220/70 221/1 6 360 226/17   
   SEEN-BY: 226/30 100 227/114 229/110 111 114 200 206 300 317 400 426   
   SEEN-BY: 229/428 470 550 616 664 700 240/1120 266/512 267/800 282/1038   
   SEEN-BY: 291/111 292/854 301/1 113 812 310/31 320/219 322/757 335/364   
   SEEN-BY: 341/66 342/200 396/45 460/58 633/280 712/848 770/1 3 100   
   SEEN-BY: 770/330 340 772/210 220 230 5020/400 1042 5058/104 5075/35   
   PATH: 770/3 1 218/840 221/6 301/1 218/700 229/426   
      

[   << oldest   |   < older   |   list   |   newer >   |   newest >>   ]


(c) 1994,  bbs@darkrealms.ca